



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/672,180	09/26/2003		Jeffrey G. Cheng	00100.03.0032	9865
29153	7590	12/11/2006		EXAMINER	
ATI TECHN		•	. URICK, MATTHEW T		
C/O VEDDER PRICE KAUFMAN & KAMMHOLZ, P.C. 222 N.LASALLE STREET				ART UNIT	PAPER NUMBER
CHICAGO,		•		2113	· · · · · · · · · · · · · · · · · · ·

DATE MAILED: 12/11/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)	
	10/672,180	CHENG ET AL.	
Office Action Summary	Examiner	Art Unit	
	Matt Urick	2113	•
The MAILING DATE of this communicate Period for Reply	ation appears on the cover sheet v	rith the correspondence address	
A SHORTENED STATUTORY PERIOD FOR WHICHEVER IS LONGER, FROM THE MAI - Extensions of time may be available under the provisions of after SIX (6) MONTHS from the mailing date of this commun - If NO period for reply is specified above, the maximum statul - Failure to reply within the set or extended period for reply wil Any reply received by the Office later than three months afte earned patent term adjustment. See 37 CFR 1.704(b).	LING DATE OF THIS COMMUN 37 CFR 1.136(a). In no event, however, may a ication. lory period will apply and will expire SIX (6) MO I, by statute, cause the application to become A	CATION. reply be timely filed NTHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).	
Status			
 Responsive to communication(s) filed This action is FINAL. Since this application is in condition fo closed in accordance with the practice) This action is non-final. r allowance except for formal ma		
Disposition of Claims			
4) ⊠ Claim(s) <u>1,2,4-7,9-15,17-19 and 21-25</u> 4a) Of the above claim(s) is/are 5) ⊠ Claim(s) <u>14, 15, 17-19, and 21-23</u> is/are 6) ⊠ Claim(s) <u>1, 2, 4-7, 9-13, 24, 25</u> is/are r 7) □ Claim(s) is/are objected to. 8) □ Claim(s) are subject to restriction	withdrawn from consideration. re allowed. ejected.		
Application Papers		•	
9) The specification is objected to by the I 10) The drawing(s) filed on 26 September and Applicant may not request that any objection Replacement drawing sheet(s) including the I 11) The oath or declaration is objected to be	2003 is/are: a)⊠ accepted or b) on to the drawing(s) be held in abeya ne correction is required if the drawin	nce. See 37 CFR 1.85(a). g(s) is objected to. See 37 CFR 1.121(d)) .
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim fo a) All b) Some * c) None of: 1. Certified copies of the priority do 2. Certified copies of the priority do 3. Copies of the certified copies of application from the International	ocuments have been received. Ocuments have been received in the priority documents have been all Bureau (PCT Rule 17.2(a)).	Application No n received in this National Stage	
Attachment(s)		·	
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO 3) Information Disclosure Statement(s) (PTO-1449 or PT Paper No(s)/Mail Date	O-948) Paper No	Summary (PTO-413) (s)/Mail Date Informal Patent Application (PTO-152) 	

Final Rejection

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1, 2, 5-7, 10, 11, 24, and 25 are rejected under 35 U.S.C. 102(e) as being anticipated by Forsman (United States Patent No. 6,742,139).

As per claim 1, Forsman discloses:

A circuit for monitoring and resetting a co-processor comprising:

a hang detector module operative to detect a hang in the co-processor (column 4 lines 25-27) by detecting a discrepancy between a current state of the co-processor and a current activity of the co-processor (column 4 lines 9-12, lines 25-35); and

a selective processor reset module operative to selectively reset the coprocessor without resetting a processor, in response to detecting a hang in the coprocessor (column 4 lines 27-35).

As per claim 2, Forsman discloses:

The circuit of claim 1 wherein an operating system executes on the processor (column 4 lines 4-5).

As per claim 5, Forsman discloses:

The circuit of claim 1 further comprising:

a halt communications module operative to halt command communications with the co-processor, in response to detecting a hang in the co-processor (column 5 lines 10-15);

a reset check module operative to detect if the co-processor has been successfully reset, in response to the resetting of the co-processor (column 5 lines 28-33); and

a restart communications module operative to restart command communications with the co-processor, in response to detecting that the co-processor has been successfully reset (column 5 lines 33-35).

As per claim 6, Forsman discloses:

A method of monitoring and resetting a co-processor comprising:

detecting a hang in the co-processor (column 4 lines 25-27) by detecting a discrepancy between a current state of the co-processor and a current activity of the co-processor (column 4 lines 9-12, lines 25-35); and;

Application/Control Number: 10/672,180

Art Unit: 2113

selectively resetting the co-processor without resetting a processor, in response to detecting a hang in the co-processor (column 4 lines 27-35).

As per claim 7, Forsman discloses:

The method of claim 6 wherein an operating system executes on the processor (column 4 lines 4-5).

As per claim 10, Forsman discloses:

The method of claim 6 further comprising:

halting command communications with the co-processor, in response to detecting a hang in the co-processor (column 5 lines 10-15);

detecting if the co-processor has been successfully reset, in response to the resetting of the co-processor(column 5 lines 28-33); and

restarting command communications with the co-processor, in response to detecting that the co-processor has been successfully reset (column 5 lines 33-35).

As per claim 11, Forsman discloses:

A circuit for monitoring and resetting a co-processor comprising:

a hang detector module operative to detect a hang in the co-processor (column 4 lines 25-27);

a halt communications module operative to halt command communications with the co-processor, in response to detecting a hang in the co-processor (column 5 lines 10-15);

a selective processor reset module operative to selectively reset the coprocessor without resetting a processor, in response to detecting a hang in the coprocessor (column 4 lines 27-35);

a reset check module operative to detect if the co-processor has been successfully reset, in response to the resetting of the co-processor (column 5 lines 28-33); and

a restart communications module operative to restart command communications with the co-processor, in response to detecting that the co-processor has been successfully reset (column 5 lines 33-35).

As per claim 24, Forsman discloses:

A memory containing instructions executable on a processor that causes the processor to:

detect a hang in a co-processor (column 4 lines 25-27) by detecting a discrepancy between a current state of the co-processor and a current activity of the co-processor (column 4 lines 9-12, lines 25-35); and

selectively reset the co-processor without resetting the processor, in response to detecting a hang in the co-processor (column 4 lines 27-35).

Art Unit: 2113

As per claim 25, Forsman discloses:

The memory of claim 24 further including instructions that causes the processor to:

detect if the co-processor has been successfully reset, in response to the resetting of the co-processor (column 5 lines 28-33).

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 4 and 9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Forsman (United States Patent No. 6,742,139) in view of Kahle (United States Patent No. 6,543,002).

As per claim 4, Forsman discloses:

The circuit of claim 1 wherein the discrepancy is detected by detecting the current state to be busy, by detecting a busy flag to be set (column 4 lines 9-12),

Forsman fails to disclose:

Art Unit: 2113

and detecting no progress on current activity, by detecting the same contents in a co-processor register as examined before and after a wait period.

Kahle discloses a system in which a processor asserts a "completion" signal each time an instruction is completed (column 6 lines 13-24). If the completion signal is not asserted over a certain timeout period, the processor issues a "stop" signal and subsequently a "flush" signal (column 6 line 52 - column 7 line 6), flushing the instruction registers (column 1 lines 62-66). Kahle discloses that this system enables a processor to recover from a "hang" condition without rebooting the entire system (column 1 lines 31-40). Forsman also discloses that he wishes to reset a processor without resetting the entire computing system, as this would be a burden on the user (column 4 lines 12-24). Forsman discloses that a heartbeat or other indication may be used to determine if the processor is acting correctly (column 5 lines 28-35). Kahle's monitoring system would enable constant monitoring of the processor with quick and seamless recovery. Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to incorporate the monitoring system of Kahle into the processor reset system of Forsman, providing a reliable indication of processor activity and a seamless recovery.

As per claim 9, Forsman discloses:

The method of claim 8 wherein the wherein the discrepancy is detected by detecting the current state to be busy, by detecting a busy flag to be set set (column 4 lines 9-12)

Forsman does not disclose:

detecting no progress on current activity, by detecting the same contents in a coprocessor register as examined before and after a wait period.

Kahle discloses a system in which a processor asserts a "completion" signal each time an instruction is completed (column 6 lines 13-24). If the completion signal is not asserted over a certain timeout period, the processor issues a "stop" signal and subsequently a "flush" signal (column 6 line 52 - column 7 line 6), flushing the instruction registers (column 1 lines 62-66). Kahle discloses that this system enables a processor to recover from a "hang" condition without rebooting the entire system (column 1 lines 31-40). Forsman also discloses that he wishes to reset a processor without resetting the entire computing system, as this would be a burden on the user (column 4 lines 12-24). Forsman discloses that a heartbeat or other indication may be used to determine if the processor is acting correctly (column 5 lines 28-35). Kahle's monitoring system would enable constant monitoring of the processor with quick and seamless recovery. Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to incorporate the monitoring system of Kahle into the processor reset system of Forsman, providing a reliable indication of processor activity and a seamless recovery.

Claims 12 and 13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Forsman (United States Patent No. 6,742,139) in view of Hill (United States Patent Application Publication No. 2002/0093505).

As per claim 12, Forsman does not disclose:

The circuit of claim 11 wherein the processor is a host processor and the coprocessor is a graphics processor.

Hill discloses a system in which a graphics processor works with the main CPU to execute graphic-intensive software (¶ 21 – graphics processor referred to as "graphic accelerator"). Hill's system prevents the entire computing system from crashing due to a failure specific to the graphics accelerator, by performing a series of tests (¶ 23 lines 1-16). If the graphics accelerator does not perform adequately, the software graphics processor will take over instead of crashing the system (¶ 34 last 4 lines, ¶ 35). Hill discloses that he intends to improve situations where a reset due to a graphics processor crash is unacceptable (¶ 19 last 8 lines). Forsman also wishes to recover a system of multiple processors without performing a full system reset (Forsman column 1 lines 25-29). Using a graphics processor in place of a service processor in Forsman's system would prevent system crashes due to graphics accelerators as well as the service processor, preventing crashes due to incompatible video accelerators or other faults. Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to incorporate the graphics accelerator monitoring system of Hill into the processor reset system of Forsman, providing additional protection against hardware failure.

As per claim 13, Forsman discloses:

The circuit of claim 12 wherein the hang detector module detects the hang in the graphics processor by detecting a discrepancy between a current state of the graphics processor and a current activity of the graphics processor (column 4 lines 9-12, lines 25-35).

Response to Arguments

Applicant's arguments filed 10/2/06 with regard to claims 1, 6, and 11 have been fully considered but they are not persuasive.

With regard to claim 1 and 6, on pages 10-12 of the remarks, applicant argues that Forsman does not disclose: "a hang detector module operative to detect a hang in the co-processor by detecting a discrepancy between a current state of the co-processor and a current activity of the co-processor." Examiner respectfully disagrees.

The cited portions of Forsman disclose a system which a host and service processor exchange heartbeat signals (column 4 lines 9-12). The heartbeat signals indicate that a service processor is active and working correctly (column 1 lines 35-37). When the host fails to detect a heartbeat signal, it is a discrepancy between the current state (i.e.: active and working correctly) and the current activity (no heartbeat signal). To correct this discrepancy, the host attempts to reset the service processor and return it to

Art Unit: 2113

its original state where it can continue to process heartbeat signals. For this reason, Forsman meets the limitations of claim 1.

With regard to claim 11, on page 12 of the remarks, applicant argues that Forsman does not disclose: "a halt communications module operative to halt command communications with the co-processor, in response to detecting a hang in the co-processor." Examiner respectfully disagrees.

The cited portion of Forsman (column 5 lines 10-15) describes the reset of the service processor, which includes determining whether there are conditions that preempt the host from resetting the service processor in step 304 (figure 3). Next, the host waits for a predetermined timeout period for the service processor to respond to the reset signal (column 5 lines 16-22). The method of figure 3 is performed in response to detecting a hang in the service processor (column 5 lines 2-7). Therefore, this step is performed in response to detecting a hang in the service processor.

Allowable Subject Matter

Applicant's arguments, with respect to claims 14 and 19 have been fully considered and are persuasive. The rejection of claims 14 and 19 have been withdrawn.

Claims 15-18, 20, and 21 are considered allowable for being dependant on claims 14 and 19.

Application/Control Number: 10/672,180

Art Unit: 2113

Claims 22 and 23 are considered allowable. Reasons for allowance of claims 22 and 23 were cited in the previous office action.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Matt Urick whose telephone number is (571) 272-0805. The examiner can normally be reached on 8:00 - 4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert Beausoliel can be reached on (571) 272-3645. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

M

D. J. Al Demol St.

Page 12